

Miniproject 2: 4-bit shift register

James Jagielski

September 26 2023

<https://github.com/James-Jagielski/MADVLSI/tree/main/Miniproject2>

1 Schematics




Figure 1: CSRL latch schematic.




Figure 2: Latch symbol.




Figure 3: 4 bit shift register schematic.

2 Simulations




Figure 4: Shift register simulation schematic.




Figure 5: Shift register simulation results.

Layout




Figure 6: Final layout of the CSRL latch.




Figure 7: Final layout of the 4 bit shift register. The width of the register is 10.900 microns.

3 Layout Versus Schematic

```

1
2 Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
3 Equate elements: no current cell.
4 Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
5
6 Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
7 Equate elements: no current cell.
8 Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
9
10 Subcircuit summary:
11 Circuit 1: CSRL_latch                               |Circuit 2: CSRL_Latch
12 -----|-----
13 sky130_fd_pr__nfet_01v8 (8)                         |sky130_fd_pr__nfet_01v8 (8)
14 sky130_fd_pr__pfet_01v8 (8)                         |sky130_fd_pr__pfet_01v8 (8)
15 Number of devices: 16                               |Number of devices: 16
16 Number of nets: 13                                  |Number of nets: 13
17 -----|-----
18 Resolving symmetries by property value.
19 Resolving symmetries by pin name.
20 Netlists match uniquely.
21
22 Subcircuit pins:
23 Circuit 1: CSRL_latch                               |Circuit 2: CSRL_Latch
24 -----|-----
25 D                                                    |D
26 Dn                                                    |Dn
27 VDD                                                    |VDD
28 GND                                                    |GND
29 CLK                                                    |CLK
30 Q                                                    |Q
31 Qn                                                    |Qn
32 -----|-----
33 Cell pin lists are equivalent.
34 Device classes CSRL_latch and CSRL_Latch are equivalent.
35
36 Subcircuit summary:
37 Circuit 1: 4bit_CSRL_latch.spice                     |Circuit 2: 4bit_CSRL.spice
38 -----|-----
39 CSRL_latch (4)                                       |CSRL_Latch (4)
40 Number of devices: 4                                |Number of devices: 4
41 Number of nets: 13                                  |Number of nets: 13
42 -----|-----
43 Netlists match uniquely.
44 Cells have no pins; pin matching not needed.
45 Device classes 4bit_CSRL_latch.spice and 4bit_CSRL.spice are equivalent.
46
47 Final result: Circuits match uniquely.
48 .

```

Figure 8: Output of netgen checking the netlists of both the schematic and layout. Circuits match uniquely means that are compatible.